NVIDIA Interview Question
Software Engineer / DevelopersQuestion is incomprehensible to me.. if anyone can understand it I would be grateful if he could explain it to me
The worst case FIFO depth is at 320ns when the burst has been just completed. At that time the read stands at 320*(80/415) = 61.69 between 61 and 62 words. You have to consider that at 415ns the entire FIFO will have been read and not 400ns. This is because for an async FIFO the synchronizer will have a maximum latency of 3 cycles (1 for meta-stable and two flop delays in worst case) and each cycle is 5ns.
So at 320ns time, the read would have only read 61 words. Therefor my FIFO has to cover for the extra 80-61=19 words. So the FIFO is of depth 19.
Maximum burst 80 wordsf followd by 20 idle cycles
- geeksystems June 17, 2014clock period write: 250Mhz
clock period read: 200Mhz
1) The write takes 320ns to write 80 words followed by 20 idle cycles.
2) The read takes 400ns to read 80 words.
3) 400-320-=80 write overtakes read by this magnitude.
4) Then we have 80/5 = 16 cycles for read to catch up. --> Depth needed so write does not over run read